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ABSTRACT
A STATE EVALUATION METHOD FOR SOLDER LAYER IN MOSFET
by
Zhenyu Deng
The University of Wisconsin-Milwaukee, 2019
Under the Supervision of Professor Adel Nasiri
MOSFET is the core component in power equipment. It is widely used in electrical
vehicles (EV), wind generation, rail transit and so on. The long-term impact of temperature
and stress cause fatigue in the device during operation. Because of the low melting point of
96.5Sn3.5Ag, solder layer aging and failure is one of the main failure modes. So, it is
important to figure out the failure mechanism and the effects of defects in the solder layer.
A finite element (FE) model considered the temperature dependence of materials was
built in COMSOL software to support the subsequent studies. Effects of voids in solder layer
and fatigue are studied and analyzed based on the FE model. The results show the junction
temperature, case temperature, on-resistance and thermal resistance between junction and
case increase with the rise of voids’ areas and fatigue degree. Besides that, all of them have a
similar trend, which means on-resistance can be a criterion for thorough failure replacing the
thermal resistance. And the on-resistance is more sensitive than thermal resistance because its
growth rate is much higher than that of thermal resistance.
Based on the simulation and analyzed, on-resistance, case temperature and on-current
were selected as the characteristic parameter to reflect the healthy state of MOSFET. They
were used as the inputs for the evaluation model. And the growth rate of on-resistance was
chosen as the output parameter. Combine the failure rate curve, the range from health to
thorough failure was be divided into five pieces with different intervals. For evaluation,
adaptive neuro-fuzzy inference system (ANFIS) was adopted to establish the model. By
validation and comparing with some common classification algorithms, it was verified and
ii

showed high accuracy.
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Chapter 1 INTRODUCTION
1.1 Background
Power converters are key units in electricity conversion, control and transmission. They
are widely used in renewable energy power generation, rail transit, aerospace, electric vehicle
(EV) and other fields [1]. Its safety and reliability are important for the efficient use of
renewable energy.

Figure 1.1 Failure Rate of Components in Converter
Research shows that the ratio of power converter failure to electrical equipment failure in
renewable energy generation grid-connected systems is as high as 15% [2]. And the power
device is one of the core components in the converter. As shown in Figure 1.1, the failure rate
of power devices is the highest, which is more than 30% and twice more than the second,
capacitors [3]. According to statistics, E. Wolfgang et al. pointed out that industrial economic
losses due to power device failure account for at least half of the total system cost [4]. Among
them, the failure rate of power device and PCB is as high as 50%. And the second, capacitor,
accounts for around 16%. At the same time, the safety and the reliability of power devices still
have a large gap compared with users’ requirements, especially in the field of high-reliability
requirements such as military and aerospace. Therefore, how to improve the reliability of power
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devices reasonably and effectively plays an important role in the power devices’ safety and
reliable operation when they are used in drivers and renewable energy.

1.2 Literature Review
1.2.1 Researches about Failure Mechanism
I.

Aging Failure

The aging failure of MOSFET devices involves many factors such as electricity, heat, and
stress. And they are closely related to each other. The aging mode of MOSFET devices can be
divided into two categories: parameter drift and structure aging.
Typical structure failures include chip failures, fatigue and aging of solder layers, and drop
of bond wires. The main reason is the mismatch of coefficient of thermal expansion (CTE) of
different materials. There is always temperature change on devices during operation. Especially,
some devices work in a harsh environment, which may cause a huge temperature fluctuation
on devices. When the devices subjected to temperature change, there are thermomechanical
stresses between different materials [5]. With the rapid development of power electronic
devices under market demand, they are gradually developing towards modularization and
integration. Therefore, thermomechanical stress caused by heat generation of power devices
becomes an important problem. It is generally believed that thermal fatigue is a major factor in
the aging failure of devices.
There are a series of studies about structure failure mechanism, focusing on electrothermal and thermal parts. The literature [6-7] pointed out that the voids, cracks and
delamination of the solder layer will cause the heat transfer channel of the device to be blocked.
The heat generated by itself is not able to dissipate in time. And the junction temperature is at
a high value for a long time, which accelerates the aging process of the device and reduces
reliability. The literature [8] shows that the fatigue degree of the solder layer is positively
correlated with the junction-case thermal resistance (Zjc) of the power device in steady-state.
2

Usually, the initial crack appeared at solder layer’s edge and gradually spreads to the central
region under the concentration action of thermal stress. Eventually, the solder layer is detached,
causing irreversible damage to the structure.
II.

Research Methods

At present, there are two methods widely used by researchers around the world. They
are accelerated life testing and the finite element (FE) method.
A. Accelerated Life Testing
The period of natural aging failure of power devices is so long, which makes it impossible
to meet the requirements of production and scientific research. For power devices, the widely
used accelerated tests have two major types of cycle tests, power and temperature. The
temperature cycle test causes the device temperature to fluctuate by externally loading the
temperature shock, simulating the thermal shock of the device in actual work. The power cycle
is to load a periodic current into the device so that the chip can generate heat by itself and cause
thermal shocks. This test can effectively simulate the process of active heating of the chip layer,
which is closer to the actual working conditions. It can be used to detect the solder layer’s
performance and the thermal interaction between different layers.
Literature [9] analyzed the failure mechanism of IGBT modules, the aging evolution
process and the trend of characteristic parameters. The results show that the damage
accumulation process and the alteration of thermal resistance of the power device are nonlinear.
According to the literature [10-12], the thermal resistance of the device raise obviously and
cracks appear in the solder layer when the junction temperature fluctuation is small. When the
fluctuation of junction temperature ΔTj≥100℃, the bond wires lift-off becomes the main form
of the device’s failure.
Combined with accelerated aging test and statistics, a number of power device life
prediction models are proposed. Coffin-Manson model [13], Bayere model [11] and Norris-
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Landzberg model [14] are analytical models widely used. The Bayere model considers the test
parameters more comprehensive, including junction temperature fluctuations, maximum
junction temperature, load current, and blocking voltage [11]. The physical life model based
on internal fatigue and mechanical properties of materials mainly includes the model based on
plastic strain and creep strain [15], the model based on fracture parameters [16], and the energybased fatigue model [17]. Based on the temperature cycle test, the literature [9] improved the
Coffin-Manson model and established a segmentation evaluation model for the reliability of
the device considering the fatigue accumulation effect of the solder layer and the sustained
impact of the small amplitude temperature. The life prediction model requires clear parameters
and a large number of samples. Some parameters are more complicated to acquire. When the
actual operating conditions change greatly, the evaluation model has a large error.
B. Researches based on FE
Finite element analysis is an approximate numerical analysis method for simulating
complex engineering applications and actual physical systems. Reliability modeling based on
FE method can quantitatively simulate the manufacturing process of device and complex
working environment, which greatly reduces the cost in research and development, parameter
optimization and testing. Currently, commercial software commonly used in multiphysics
simulation modeling are COMSOL Multiphysics, ANSYS and ABAQUS. Among them,
COMSOL provides a multiphysics interface for industrial applications such as electrical field,
thermal field, stress field, chemical and other fields for a different profession.
In [18], ANSYS was used to establish the electro-thermal coupling model of power
MOSFET. And the corresponding relationship between environmental conditions (temperature,
humidity, etc.) and aging failure of MOSFET devices was proposed. In [19], based on the
electro-thermal fields coupling FE method, the relationship between the temperature and the
failure degree of solder layer is analyzed. Due to the complex structure of the power device,
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most of the FE models do not consider the size of the actual research objects, the dependence
of the material parameters on the temperature and the viscoplasticity of the solder layer. The
results of those simulations may have large errors.

1.2.2 Researches about State Monitoring and Evaluation Methods
At present, the monitoring and evaluation methods on the health status of power devices
are mainly based on three aspects: based on electrical and thermal characteristics, based on
sensor technology and based on the reliability model. Condition monitoring technology is able
to capture the weak features that are hidden in large amounts of data and diagnose the aging
degree of the device. Condition monitoring and evaluation is the basis for overhaul. Based on
timely and accurate assessment and prediction, it can enhance the pertinence and effectiveness
of maintenance which can improve the reliability of system operation and comprehensive
economic benefits.
I.

Evaluation Methods based on Electric and Thermal Parameters

The device is subjected to temperature and stress for a long time during operation. Because
of the cumulative effect of damage, the fatigue of the solder layer is aged or the bond wires are
detached, which causes changes in the device characteristics such as electrical and thermal
parameters [20-21].
Literature [22] and [23] use conduction voltage drop as an indicator of power devices for
health status detection. In [24], a real-time failure prediction system for IGBTs in EVs is
proposed by monitoring Von changes.
The fatigue in the solder layer will cause Zth to rise. The monitoring technology based on
the thermal parameters can reflect the aging state of the solder layer. The increase of the thermal
resistance is generally regarded as a criterion for solder layer failure. It is believed that a 20%
increase in Zth can define the failure of the solder layer [15]. Literature [2] shows that the failure
of the solder layer can modify the electrical and thermal parameters such as the conduction
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voltage drop and power loss associated with the thermal resistance and junction temperature.
The literature [25] discuss the effect of solder layer aging on the thermal-mechanical
performance of IGBT modules and propose a failure monitoring method based on statistical
characteristics of temperature gradients. Literature [26] shows that some failure mechanisms
can extend the switching time. Since most of the power devices are packaged inside the module,
the thermal parameters such as Zth and Tj cannot be directly measured, which cannot meet the
requirements of real-time monitoring.
II.

State Evaluation Models

The development and application of big data technology provide new ideas for state
evaluation and reliability analysis of power devices. Literature [27] proposed a state evaluation
model for IGBT modules based on GA-BP algorithm. It diagnoses anomalies by taking the
electrical parameters as inputs and the case temperature as an output. However, there are
numerous factors that can affect the case temperature such as environment temperature and
aging heatsink. Literature [28] proposed an algorithm based on static neural network to monitor
the condition of devices in a full-bridge rectifier. It compares the difference between the
theoretical value and the measured value to achieve the evaluation.
In summary, the evaluation method based on electrical and thermal characteristics is not
easy to achieve online measurement. The sensor-based evaluation methods need to
comprehensively consider the measurement error, the isolation of the detection circuit and the
impact on the structure. The reliability model-based method is closely related to operating
conditions such as temperature, current and load.

1.3 Dissertation Objectives and Outline
In this dissertation, some of the aging characterization and state evaluation issues are
addressed. The detailed process for structuring a state evaluation with easier monitoring and
high accuracy are following.
The structure of MOSFET and steps for building an FE model considering the dependence
6

of some properties on the temperature in COMSOL software will be discussed in Chapter 2.
In Chapter 3, the effects of voids in different locations of the solder layer will be simulated
and analyzed. The aging process of the solder layer and its effects will be discussed. The variety
of characteristic parameters and their sensitivities under defects or fatigue in the solder layer
will be compared.
Chapter 4 shows the structure of the state evaluation model based on ANFIS. Rules for
healthy state classification will be discussed. The results of the model established in this thesis
and other common classification algorithms will be compared at last.
Chapter 5 summarizes the research work and provides suggestions to improve the model
in future research.
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Chapter 2 Multiphysics Fields Coupling and FE Model
2.1 Introduction
Power devices are the core components of aerospace, wind power, subway traction and
other practical operating systems. In actual operation, due to the power loss of the chip, the
device suffers from long-term cyclic fluctuations in power and temperature. Because of the
mismatch of the CTEs of each layer, the fluctuation of temperature produces alternating
thermal stress. Under the long-term effect of temperature and stress, fatigue in the solder layer
is accumulated, which leads to solder layer aging. Therefore, there are multiple physic fields
that can affect the healthy state of the device in the actual operation. Most of the existing
researches on the electrical, thermal and mechanical properties are mainly based on the
simulation with a simplified model or the single physic field. The interaction between different
fields is not considered. Model building on multiphysics fields coupling may give more
accurate analysis on defects, aging process and failure mechanism.
Relationship Analysis
among Electricity,
Thermal & Force

Structure of Power
MOSFET

MOSFET FE
Modeling

Material Properties
Setting

Heat Conduction &
Coupling Effect

Electro-thermal-force
Coupling Setting

Load & Boundary
Conditions Setting

FE Model Solution

Model Verification

Figure 2.1 Framework for Research in Chapter 2
In this chapter, a simulation model of the MOSFET has been established in COMSOL
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software. The coupling relationship between the electrical and thermal fields is analyzed. And
the temperature dependence of the materials and the viscoplasticity are considered in the
simulation. Finally, the validity of the model is verified, which can ensure accurate simulation
for subsequent researches. The process is shown in
Figure 2.1.

2.2 Fields Coupling Model for MOSFET
2.2.1 Package Structure of MOSFET
The internal package structure of MOSFET is shown in Figure 2.2. We can see that the
device is formed by stacking various components, including bond wires, metal film layers,
chips, solder layers, copper layers and epoxy resin shell and other components.
I.

Solder layer

It fixes the chip on the copper layer and provides a crucial path for the heat dissipation of
the chip. 96.5Sn3.5Ag-based lead-free solder is widely used. It has several advantages like heat
reliability, long life and environmentally friendly. With the rapid development of the welding,
the silver sintering technology has gradually replaced the traditional soldering technology [29].
The sintered connecting layer is made of silver material, which has a high melting point and
greatly improves the electrical and thermal conductivity of the device. It has become a highreliability soldering technology in the power module package.
II.

Chip Layer

On top of the solder layer, it is the core component of the entire MOSFET device. At
present, most manufacturers use silicon materials to manufacture chips.
III.

Metal Film Layer

In the production process of the chip, the conductive metal film with a thickness of 3~5um
is formed on the silicon wafer by a deposition method, called metallization. It has a high step-
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covering ability and strong adhesion to the substrate. And the connection between metal and
silicon can form a lower barrier and reduce the contact resistance of the device, which results
in a significant decrease in the on-resistance.
IV.

Bond Wires

Bond wires realize electrical connection and extraction between the electrodes and the
chip. They connect the chip to the pins wire bonding and realize the current sharing by
connecting a plurality of leads in parallel.
Different components are made from different materials, so they have different thermal
expansion coefficients (CTE). Figure 2.3 shows their CTEs and the differences of the
contacting layers.
Bond wire
Metal film

Chip

Solder layer

Copper layer

Silicone grease

Heatsink

Figure 2.2 Sectional View of MOSFET’s Structure

CTE Diff. (10^(-6)/K)
Copper
substrate(Cu)

17

Solder layer
(Sn3.5Ag)
Chip(Si)

CTE (10^(-6)/K)

7.5
24.5
21.5
3

Bond
wire(Al)

20
23
Figure 2.3 Materials’ CTE Difference

In order to reduce the cost, the bond wires are basically connected by aluminum leads. If
we want to reduce the conduction loss and increase the heat dissipation capability, we can only
increase the area of wire or the number of wires. The increase in the number of wires causes
10

various parasitic effects. In recent years, with the continuous improvement of process
technology, devices are shifting to miniaturization and integration. And the parasitic effects
such as crosstalk signals, voltage drops, and transmission line effects are becoming more and
more obvious. In the actual operation, MOSFET device operates at a high switching frequency
and a large on-current. The heat generated by the device causes the junction temperature to rise.
The heat is partially passed through the solder layer, the copper base to the heat sink. The heat
sink dissipates most of the heat into the surrounding environment. The other way to dissipate
heat is to transfer it along the wires through the pins to the PCB.
According to the datasheet of IXFK80N60P3, the range of the junction temperature of
this device is -55°С~150°С in operation. As we can be seen from Figure 2.2, the differences in
CTEs between the bond wire and the solder layer contacting with the chip are larger than others.
If we assume the temperature of 100 ℃, the difference in thermal expansion between the die
and the bond wire is 7463 ppm1, and the value between the chip and the solder layer is 8022.7
ppm. The higher temperature of the power device, the greater the difference in thermal
expansion between materials, which is the root cause of failure in the package level of the
power device. Under the long-term impact of alternating temperature and current, the bond
wire and the solder layer generate alternating thermal stress due to the mismatch of CTEs,
resulting in thermal fatigue of the solder layer material, deformation, delamination, and failure.
When the solder layer is fatigued, the area for heat transfer between the chip and the package
case is greatly reduced. Then, the main heat dissipation path is destroyed, which results in a
large amount of heat accumulation at the chip and cannot be effectively dissipated in time. So
that the bond wire and the chip are weak. The values of compression and stretching of the
thermal stress at the weak points increases. Eventually, it will lead to the peeling and
detachment of the bond wires, which causes the power device fails.

1

Part per million.

11

2.2.2 Thermal and Mechanical Features
According to statistics, around 55% of failure is caused by a high temperature [30]. Most
of the heat generated by the chip transfer to heat sink through the solder layer and the copper
baseplate. The process of the inner heat dissipation can be described by the follow equation:

c

T
    T   Q  qsT
t

(2.1)

Where  is the density of material; c is the heat capacity; λ is the thermal conductivity; Q is the
total heat; qs is the absorption coefficient.
The material undergoes thermal expansion under the action of temperature. At a certain
temperature T, the strain caused by the thermal expansion of each layer inside the module can
be presented by the equation:

    T - Tref 

(2.2)

Where α is the CTE. Tref is the reference temperature. ε is the strain vector.
According to Figure 2.3, we can know the CTEs are different between layers. And the
temperature distribution is uneven. So there is thermal stress inside the device. It can be
calculated by:

  D   total   

(2.3)

Where σ is the stress vector. D is the elastic stiffness matrix. εtotal is the total strain vector.
Different from other materials, the solder layer has a low melting point (around 221 ℃).
In addition to elastic deformation, it also has obvious viscoplasticity which relates to
temperature and operating time. The Anand model was widely used to describe the property
[31]:
𝜀̇

𝑖𝑛

𝜎

1
𝑚

𝑄

= 𝐴 [sinh (𝜉 𝑠 )] 𝑒 −𝑅𝑇

(2.4)

Where 𝜀̇ 𝑖𝑛 is the inelastic strain rate, ξ is a multiplier of stress, σ is the applied stress, s
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is a single scalar as an internal variable to represent the averaged isotropic resistance to plastic
flow, and m is the strain rate sensitivity of stress. And the parameters for Anand model used in
this paper is in Table 2.3.

2.2.3 Multiphysics Fields Coupling and Solving Process
I.

Multiphysics Fields Coupling

In the working process, the power device involves the mutual coupling between multiple
physical fields. For example, the power loss generated by the current field in the form of Joule
heat is the heat source in the temperature field. The material properties in the device are highly
dependent on temperature. For example, the resistivity ρ(T) of the chip changes
correspondingly with the change of the temperature distribution. The thermal conductivity k(T)
decreases with the increase of temperature, which further affects the temperature distribution.
Electro-thermal coupling is a dynamic balancing process. It not only involves the generation
and transfer of power loss, but also affects the thermal performance of the device. Therefore,
the electro-thermal coupling effect is the premise and basis to accurately obtain the temperature
distribution of the device [32]. The electro-thermal coupling model is used to analyze the circuit
performance and thermal performance under the effect of the current field.
The external environment and its own power loss affect the fluctuation and distribution of
the device’s temperature. The mismatch of materials’ CTEs in each layer causes the device to
withstand the thermal strain caused by the temperature fluctuation ΔT during operation. At the
same time, the CTE is positively related to temperature, which further leads to different degrees
of the expansion and contraction in different materials. The mutual constraint of the materials
causes thermal stress inside the device. And the position of each node changes with the
deformation, which causes the node potential to change accordingly. Thereby, it affects the
change and the distribution of temperature. The mutual coupling relationship between the
current field, the temperature field and the stress field in a MOSFET device is shown in Figure
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2.4. In order to obtain the distribution of the device’s power loss, temperature and stress more
accurately, it is necessary to consider the effect of electro-thermal-force coupling.

Current Field
Power Loss
Electrical
Parameters

Joule Heat

Temperature Field
Temp. Distribution
Thermal
Expansion

Deformation
Parameters

Stress Field
Node Displacement
Distribution

Figure 2.4 Coupling Effect of Multiphysics Fields
II.

Solution Process for Multiphysics Coupling

According to the multiphysics coupling relationship mentioned above, the FE element
analysis is used to analyze the coupling characteristics of the power device in electrothermal-mechanical multiphysics fields. The 3-D model of the MOSFET is carried out by
using COMSOL software, which has strong visibility and intuitiveness. The analysis flow is
shown in
Figure 2.5.
Start

MOSFET Size

Stress Field
Boundary

Geometric Building
Material Properties

Geometric Model

Meshing
Stress Field

Initial
Parameter
Boundary
Constraint
Specific
Models

Fields Adding
&
Parameter Setting

Results Analysis
Potential
Distribution

Temperature
Distribution

End

Figure 2.5 Analysis Flowchart of Coupling Model
In this paper, the power device with the package type of TO-264 is simulated. The physical
model and FE model are shown in Figure 2.6. It is stacked from different materials, consisting
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of the metal film, silicon chip, solder layer, copper baseplate, molding compound and bond
wires. In operation, the devices mainly have electro-thermal coupling and thermo-mechanical
coupling. Firstly, a geometric model is established in COMSOL software. The material
properties of the device are defined. At the same time, the dependence of some materials on
temperature is considered. Then, current, thermal and mechanical fields are added. And the
corresponding initial conditions and boundary constraints are set, which in accordance with the
actual operation, including current, voltage, ambient temperature and heat dissipation. After
that, appropriate meshing has been done. The sizes of mesh are different for different parts.
Next, the FE model is computed.
From
Figure 2.5, we can know that the temperature distribution is the bridge between the current
field and stress field. Since the coupling of the three physics fields needs to consume a huge
computation and resource. It needs to waste a great lot of time and even causes nonconvergence. In this simulation, the electro-thermal coupling field is solved and analyzed first.
And then, the result of the temperature distribution of the device is introduced into the stress
field as an initial condition to solve the thermal stress distribution.

Picture of Real MOSFET

Model Built in COMSOL

Figure 2.6 MOSFET and Model in COMSOL

2.3 FE Model Building and Validation
2.3.1 Setting for Material Parameters
The key point for FE modeling lies in and the accuracy of material properties and correct
15

model size. In this paper, the size parameters of the device’s plastic package and external pins
are obtained from the device datasheet. The sizes of each part are shown in Table 2.1.
Table 2.1 Geometry Parameters of Different Parts
Components

Materials

L/mm

W/mm

H/mm

Radius/mm

Chip

Si

14.24

10.48

0.2

--

Solder Layer

96.5Sn3.5Ag

14.24

10.48

0.12

--

Metal Film

Al

14.24

10.48

0.004

--

Copper Layer

Cu

18.6

20.4

2.04

--

Case

Epoxy

19.9

26

5

--

Bond Wires

Al

--

--

--

0.18

The on-resistance is almost determined by the chip resistance. Therefore, it can be
regarded as a uniform resistance after ignoring the difference between the upper and the bottom
of the silicon. It can be expressed as:
Rdie  

d
S

(2.1)

Where: Rdie is the chip resistance; ρ is the resistivity; d and S are the chip thickness and area,
respectively.
According to the output characteristic curve in the datasheet, Ron varies with the on-current
and the junction temperature. The resistivity is a function related to current and temperature.
The dependence of electrical parameters on temperature and other variables must be considered
in the modeling.
As shown in Table 2.2, some material properties depend on temperatures, such as
conductivity, thermal conductivity and CTE. In order to simulate the model accurately, this
paper sets the thermal conductivity of silicon and copper and the CTE of silicon as linear. The
equations are as follows:
313 − 0.558 ∗ 𝑇, 300 < 𝑇 < 350
𝑇𝐶𝑠𝑖 = {
246 − 0.368 ∗ 𝑇, 350 ≤ 𝑇 ≤ 400
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(2.2)

431 − 0.1 ∗ 𝑇, 300 < 𝑇 < 350
𝑇𝐶𝐶𝑢 = {
417 − 0.06 ∗ 𝑇, 350 ≤ 𝑇 ≤ 400

(2.3)

(0.437 − 0.00732 ∗ 𝑇) × 10−6 , 300 < 𝑇 < 350
𝐶𝑇𝐸𝑆𝑖 = {
(1.116 − 0.00538 ∗ 𝑇) × 10−6 , 350 ≤ 𝑇 ≤ 400

(2.4)

Table 2.2 Properties of Materials

Materials

Si

κ1

ρ2

C3

Electric
Cond.

Young’s
Modulus

W/(m·K)

kg·m-3

J/(kg·K)

S/m

GPa

T4

κ

300K

145.6

350K

117.7

400K

99.3

96.5Sn
3.5Ag

Cu

50
Temp.

Cond.

300K

401

350K

396

400K

393

2329

700

T&
Current

170

CTE

Poisson’s
Ratio

0.28

10-6·K-1

T

CTE

300K

2.633

350K

2.999

400K

3.268

7440

230

9.1e6

107-0.193T

0.37

16.28+0.0204T

8700

385

T

110

0.35

17

Al

238

2700

900

T

70

0.33

23

Epoxy

0.67

1211

500

5e-15

9.3

0.39

59

The solder layer plays a key role in the electrical, mechanical and thermal connection
between different materials. The quality of the solder layer directly affects the performance and
reliability of the device. 96.5Sn3.5Ag alloy solder has the advantages of high strength,
resistance to thermal fatigue and creep [32]. However, the melting point of the solder is lower
than other materials, around 221℃. In order to accurately describe the mechanical behavior of
the solder layer, its viscoplastic properties must be considered.
In the thermmal-force coupling model, the rest of the material except the solder layer is
set as an elastic material. Table 2.2 gives the corresponding material properties. In this paper,

1
2
3
4

Thermal conductivity.
Density.
Specific heat capacity.
Temperature (unit: K).
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Anand model is selected to describes the mechanical properties of the solder layer[33]. This
model can accurately and effectively analyze the viscoplastic properties of solder layers, which
provides a theoretical basis for the analysis of the failure mechanism. In [33], the tensile test
of the solder layer was carried out at different temperatures and strain rates. The experimental
data were used to fit the Anand model parameters of 96.5Sn3.5Ag. The parameters are shown
in Table 2.3.
Table 2.3 96.5Sn3.5Ag Parameters for Anand Model
Parameters

Definitions

Values

Units

A

Viscoplastic rate coefficient

22300

sec-1

Q

Activation energy

74000

J/mol

ζ

Multiplier of stress

6

-

m

Stress sensitivity

0.182

-

73.81

MPa

39.09

MPa

Ss

Sinit

Deformation resistance
saturation coefficient
Deformation resistance
initial value

h0

Hardening constant

3321.15

MPa

α

Hardening sensitivity

1.82

-

0.018

-

n

Deformation resistance
sensitivity

2.3.2 Boundary Conditions
Because the size has a huge difference between the device and the heatsink, especially the
bond wires. So, the heatsink is not contained in the simulation model, which can save
calculation resources and improve efficiency. In order to simulate the effect of the heatsink
equivalently, a convective heat transfer coefficient for the bottom surface of the copper
baseplate is set. The coefficient is different in different operation condition. It can be calculated
by the equation (2.5):
q  hAT =T / Z th
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(2.5)

Where: q is the total heat; h is the convective heat transfer coefficient; A is the effective heat
exchange area of the device; ∆T is the temperature difference between the fluid and the surface
of the solid; Zth = 1/hA is the convective heat transfer resistance. The plastic package is set to
naturally exchange heat with air. The heat transfer coefficient is 12.5W/(m2·K). The pins
mainly dissipate heat through the PCB. And the coefficient is 200W/(m2·K).
The inherent heat dissipation capability of the device can be measured by the junctioncase steady-state thermal resistance Zjc. It can be described by the heat transfer equation (2.6):
Z jc =

Tj  Tc
P

=

Tj  Tc
Von  I d

=

Tj  Tc
I d 2  Ron

(2.6)

Where: P is the power loss of the entire device; Tj is the average temperature of the top surface
on the chip; Tc is the average temperature of the copper substrate directly below the chip; Von
is the turn-on voltage drop; Id is the on-current. Zjc is constant when a MOSFET is healthy. It
only depends on the device’s material and structure. Operation condition has no influence on
it.

2.3.3 Validation of the FE Model
In the simulation, the mesh size directly effects on the accuracy of the results and the
computational efficiency. It can be set by the user or by the software. In this simulation, the
mesh size is set by the latter. The size is controlled by fields, shown in Figure 2.7. We can see
various sizes in the FE model. At the corner of the chip and the place contacting with bond
wires are fine. The meshes in copper baseplate and pins are coarse. There are 144968 domain
elements, 32794 boundary elements and 3747 edge elements.
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Figure 2.7 Meshing Controlled by Multiphysics Fields (Case hidden)

Figure 2.8 Normalized On-resistance from Datasheet
According to the datasheet of the device, we can get the output characteristic curve, shown
in Figure 2.8. It gives the on-resistance when the Tj is 25°С and 125°С, repectively. The onresistance is normalized in the figure. The basis on-resistance is measured under the Tj=25°С
and Id=40A, 70 mΩ.
In order to verify the FE model built in COMSOL, we set Tj=25°С and Tj=125°С
respectively. And the gate voltage Vgs=10V. The normalized Ron obtain from FE simulation is
shown in Figure 2.9. We can see the error is in an extremely small range. Above all, we can
take the FE model as an accurate and valid model. It can give promise to subsequent simulation
and analysis.
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Figure 2.9 Normalized On-resistance Obtained from FE Model
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Chapter 3 MOSFET’s Failure Modes and Characteristics
Analysis
When the device is in different failure modes and different degrees of failure, its electric
and thermal properties will change. Once the device begins to age, the performance of the
device will change accordingly and show certain fault characteristics. The characteristic
parameters of the device are the reflection of these changes. Solder layer fatigue is one of the
main failure modes in the device’s package level. For this reason, it is necessary to consider
the effects of solder layer aging on device reliability. At present, the evaluation of the power
device state is mainly dependent on a single characteristic parameter. And most studies do not
consider the influence of the aging degree of the power device on its thermal characteristics.
A lot of studies have been carried out by researchers on the health state of power devices.
The investigation found that the junction-case steady-state thermal resistance Zjc can be used
as a characteristic parameter to describe the aging degree of the solder layer. At present, there
are several failure criteria for soldered power devices. The increase of Ron by 5% is for the
aluminum bond wire to failure. And the increase of Zjc by 20% is defined as the thorough failure
of the solder layer. In this paper, the failure evolution process and failure characteristics of
MOSFET device are studied and analyzed through the simulation of different failure modes,
failure degree and failure position.

3.1 Effects of Voids in Solder Layer
During the manufacturing process of the power device, the solder layer forms initial
defects such as micro cracks and voids [34]. The appearance of defects will cause the heat
transfer path of the solder layer to be destroyed and the thermal resistance to increase. Because
the heat accumulation of the chip cannot be diffused, the temperature is locally concentrated.
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Even hot spots may occur in severe cases. It can be seen from the X-ray tomography of the
unused devices that the distribution of initial voids in the solder layer is random, the size is
different, and the edges have fine cracks, as shown in Figure 3.1. Although the location, shape
and distribution of the initial voids are random and the area is small, the voids will accelerate
their expansion under the long-term impact of power and temperature. This will result in an
increase in voids area and a more significant heat accumulation, which can cause the fatigue of
the solder layer. When the damage is accumulated to a certain value [35], the device fails.

Figure 3.1 Initial Voids under X-ray[36]
The location, shape and size of the solder layer voids may have a great influence on the
device’s characteristics. In order to simplify the research, two voids distribution (in center and
in corner and edges) are studied and analyzed separately. And the voids are assumed as
penetrating cylinder.

3.1.1 Voids in Solder Layer Center
The void ratio can be defined as the percentage of the total voids area to the area of the
solder layer. In order to simplify the analysis, voids in this section are located in the center of
the solder layer. The percentage of void’s area from 0% to 50% is simulated and analyzed. In
the simulation, the on-current (Id) is 25 A and ambient temperature is 25°С. The 3D temperature
distributions are shown as follows.
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Figure 3.2 Temperature Distribution under Different Center Voids Ratios (Units: ℃)
Comparing with the absolute values, the relative change of the characteristic parameters
under different aging degrees is more concerned. By the equations (3.1) and (3.2), the growth
rates of the junction-case thermal resistance and the on-resistance are calculated, shown in
Table 3.1.

Z jc (i )  Z jc-ini

Z jc Z jc 

Z jc-ini

Ron Ron 

 100%

Ron (i )  Ron-ini
100%
Ron-ini
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(3.1)

(3.2)

Where Zjc-ini and Ron-ini are initial values of the healthy device. Zjc(i) and Ron(i) are measured
values under different aging degree respectively.
Table 3.1 Simulation Results with Different Voids Area in Solder Layer Center
Ratio

0

1%

3%

5%

10%

15%

20%

25%

35%

50%

Radius
(mm)

0

0.69

1.195

1.542

2.182

2.670

3.086

3.45

4.082

4.879

Tj (°С)

80.65

80.74

82.42

84.31

90.29

98.0

109.4

125.9

152.1

188.1

Tc (°С)

73.75

74.15

75.59

77.21

82.32

88.95

98.66

112.85

134.91

164.42

Zjc
(°С/mW)

97.3

97.5

98.6

99.4

102

105.7

110.4

114.7

129.5

153.2

Ron (mΩ)

109.6

111．2

114.3

118.2

123.0

145.2

163.5

185.7

232.7

327.9

ΔZjc/Zjc(%)

0

0.2

1.3

2.1

4.8

8.7

13.5

17.9

33.1

57.5

ΔRon/Ron
(%)

0

1.5

4.3

7.9

18.6

32.6

49.3

69.5

112.4

199.3

In Figure 3.3, Figure 3.4 and Figure 3.5, we can see that junction temperature, case
temperature, on-resistance, thermal resistance and their growth rates have a similar trend. All
of them raise with the increase of the void’s area. We can notice that they show a significant
rise when the void’s area is more than 20%. When the voids ratio is 20%, the junction
temperature is 109.4℃, which is 28.75℃ higher than the healthy device. And the case
temperature also shows an increase of 23.91℃. Literature [37] said the failure rate of power
device shows an exponential rise with the increase in temperature. Besides that, we also notice
that Ron and Zjc are 163.5 mΩ and 110.4 ℃/mW respectively. Their growth rates are 49.3% and
13.5% correspondingly. According to the criterion, when the growth rate of thermal resistance
(ΔZjc/Zjc) reaches 20%, the device can be regarded as a thorough failure. From Table 3.1, when
voids ratio is 25%, the ΔZjc/Zjc is 17.9%.
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Figure 3.3 Junction and Case Temperature
with Different Void’s Area

Figure 3.4 On-resistance and Thermal
Resistance with Different Void’s Area

Figure 3.5 Growth Rates of On-resistance and Thermal
Resistance with Different Void’s Area
Figure 3.6 shows the temperature distributions of the die under different center voids ratio.
It can be seen that the temperature profile is arc and gradually decreases outward. When a void
appears in the center of the solder layer, the maximum value of temperature increases with the
area of voids. Besides that, we can also see an obvious hot spot when the ratio is more than
15%. The larger the void area, the more obvious hot spot. And the location of hot spot moves
from the center toward the right top corner, which leads to higher thermal stress on the corner.
When the percentage is more than 20%, we can see some change in the temperature profile.
Because the void affects the heat transfer path, there is a huge temperature difference on the
right side. Right-top corner’s temperature is more than 200 ℃, around 2.5 times more than the
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healthy device’s.
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Figure 3.6 Temperature Distribution of Die with Different Center Voids Area

3.1.2 Voids in Solder Layer Edges
Figure 3.7 shows the voids in edge used in the simulation. By using this distribution, the
effect of voids is uniformly located in the edges. According to the criterion, the area of voids
in edges cannot be more than 10% of the solder layer’s area.

Figure 3.7 Diagram of Voids in Edges
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Table 3.2 shows the simulation results of the voids in edges. It can be seen that there is a
similar law with the characteristics of the voids in the center, shown in Figure 3.8 Junction and
Case Temperature with Different Edge VoidsFigure 3.8~Figure 3.10. Comparing with Table
3.1, we can notice that the voids in edges show a larger effect on growth rates of on-resistance
and thermal resistance, especially the ΔZjc/Zjc. When the void’s area is 5% in two types, the
ΔZjc/Zjcs are 2.1% and 4.72, respectively. And the ΔRon/Rons are 7.9% and 6.92%
correspondingly. There is not much difference between the Tj and the Tc.
Table 3.2 Simulation Results with Different Edge Voids in Solder Layer
Ratio

0

0.25%

0.75%

1.25%

2.5%

5%

7.5%

10%

Radius(mm)

0

0.1723

0.2984

0.3853

0.54493

0.7706

0.94383

1.090

Tj(°С)

80.11

80.18

80.46

80.81

81.78

84.03

86.80

89.95

Tc(°С)

73.59

73.68

73.91

74.20

75.03

76.95

79.32

82.00

Zjc(°С/mW)

95.61

95.77

96.09

96.51

97.55

100.13

105.58

113.60

Ron(mΩ)

109.8

110.1

110.6

111.3

113.1

117.4

122.7

136.7

ΔZjc/Zjc

0

0.17%

0.50%

0.94%

2.03%

4.72%

10.43%

18.81%

ΔRon/Ron

0

0.26%

0.73%

1.32%

3.00%

6.92%

11.73%

24.50%

Figure 3.8 Junction and Case Temperature
with Different Edge Voids’ Area

Figure 3.9 On-resistance and Thermal
Resistance with Different Edge Voids’ Area
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Figure 3.10 Growth Rates of On-resistance and Thermal
Resistance with Different Edge Voids’ Area
Comparing Figure 3.6 and Figure 3.11 Temperature Distribution of Die with Different
Edge VoidsFigure 3.11, it can be seen that the voids in edges decrease the heat dissipation
capability, which leads to higher thermal resistance and on-resistance than the voids in the
center. And the area of high temperature rises with the increase of voids area.

0%

0.25%

0.75%

1.25%

2.5%

5%

7.5%

10%

Figure 3.11 Temperature Distribution of Die with Different Edge Voids’ Area (Units:℃)
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3.2 Effects of Solder Layer Fatigue
Due to the low melting point of the solder layer (96.5Sn3.5Ag, 221°С), creep deformation
and stress relaxation can occur at room temperature. In an actual working environment, the
inelastic deformation and stress relaxation effect are more pronounced. The fatigue
delamination of the solder layer is one of the aging failure modes of devices caused by the
long-term effects of periodic temperature and stress. The failure mode is an accumulation
process of inelastic strains such as plastic deformation and creep deformation. As the aging
degree of the power device increases, the heat dissipation gradually deteriorates. And the heat
dissipation performance can be characterized by Zjc. Literature [38] pointed out that there is a
positive relationship between the fatigue degree of the solder layer and Tj.
There are two methods to simulate the solder layer fatigue: adding heatsinks with a certain
thermal resistance under the solder layer or reducing the solder layer area [38]. For the
simulation in this paper, the latter was used. The on-current and ambient temperature are
Id=25A and Ta=25°С, respectively. The simulation results are shown as follows.
Table 3.3 Simulation Results with Different Fatigue Degrees of Solder Layer

1

Ratio

0

5%

10%

15%

20%

25%

30%

35%

40%

50%

Area
(S∙mm2)1

1

0.9752

0.9492

0.9222

0.8942

0.8662

0.8372

0.8062

0.7752

0.7072

Tj(°С)

80.1

82.1

87.1

95.0

106.8

123.5

142.8

152.6

170.9

192.1

Tc(°С)

73.6

75.2

79.5

86.2

96.3

110.4

126.8

134.9

149.7

166.9

Zjc
(°С/mW)

95.5

97.3

99.9

103.9

105.2

108.8

114.6

117.6

123.1

137.2

ΔZjc/Zjc
(%)

0

2.0

4.6

8.8

10.2

14.0

20.1

23.1

29.0

43.8

Ron(mΩ)

109.9

113.5

123.1

138.0

160.5

192.0

228.4

246.1

278.9

346.6

ΔRon/Ron
(%)

0

3.2

11.9

25.5

46.0

74.7

107.7

123.8

153.7

215.3

𝑆 = 10.48 × 14.24
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Figure 3.12 shows the temperature changes of junction and case under different fatigue
degree. All of them rise when the fatigue extent increases. And the Tj has a similar trend with
the Tc. In Figure 3.13, we can see the trends of on-resistance and thermal resistance with the
change of fatigue degree. They show the same change law with the temperature trend. Also,
we can notice that Ron is more sensitive than the Zjc. Figure 3.14 shows their growth rates,
which can present their sensitivity intuitively. By the way, there is a huge increase in all the
parameters when the fatigue degree exceeds 20%. So the fatigue process and the changes of
Ron and Zjc are nonlinear, in accordance with [9].

Figure 3.12 Junction and Case Temperature
with Different Fatigue Degree

Figure 3.13 On-resistance and Thermal
Resistance with Different Fatigue Degree

Figure 3.14 Growth Rates of On-resistance and Thermal
Resistance with Different Fatigue Degree
Figure 3.15 gives the temperature distributions of the die with different fatigue degrees. It
can be seen that the temperature increases with the increase of the fatigue degree. When the
extent is 35%, the value is around twice as high as the temperature in a healthy state. Besides
31

that, the area of high temperature reduces. And the profile of high temperature moves from the
right side toward the center. So, there is higher thermal stress in the center, which accelerates
the expansion of cracks in the solder layer.
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20%

25%

30%
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40%

50%

Figure 3.15 Temperature Distribution of Die with Different Fatigue Degree (Units:℃)

3.3 Failure Mechanism Analysis of Solder Layer
In the electro-thermal coupling analysis, the simulation parameters are set as conduction
current Id=30A, ambient temperature Ta=25°С and forced convective heat transfer coefficient
hca=5000W/(m2·K). The three-dimensional temperature distribution of the MOSFET is shown
in Figure 3.16. Under the action of the current, the heat generated by the chip mainly flows
through the solder layer to the copper substrate. And a small part heat transfer along the bond
wires to pins. The average Tj of the chip is 147.25°С. And the average Tc is 132.73°С. The
power loss of the model is 152.27W and the junction-case thermal resistance is 0.954°С/W.
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Ignoring the case package, the transverse section of the model is cut from the symmetrical
central axis along the long side of the chip. As shown in Figure 3.16, the temperature of each
layer gradually reduce. And the highest temperature of chip’s upper surface is off-center and
the value is 80.24 ° С. The temperature at the edge of the copper baseplate is lower and the
value is 70.96 ° С.
The temperature distribution obtained from electro-thermal coupling is input to the stress
field to obtain the three-dimensional thermal stress distribution of the solder layer, as shown in
Figure 3.17. It can be seen that the large thermal stress is mainly concentrated at the edge of
the upper surface of the solder layer contacting with the chip. When the temperature changes
greatly, there are cracks at the edge of the solder layer if thermal stress on the chip and the
solder up to a certain value. With the long-term circulation of temperature and stress, the cracks
extend toward the center and the corners of the solder layer will warp upwards. Eventually, it
leads to the delamination of the solder layer. The main reason is the coefficient of thermal
expansion is larger than other materials.

Figure 3.16 3-D Temperature Distribution and Sectional View
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Figure 3.17 Von Mises Stress Distributions of Solder Layer
Multiphysics field coupling simulation needs so much time. In order to save time and
calculation resource, we can take the power loss obtained from above as the power of heat
source. By this way, we do not need the electric field in this simulation. Figure 3.18 shows the
temperature fluctuation under cyclic power. We can see that fluctuation cycle of junction
temperature and case temperature are the same as the power cycle. And they have the same
trend. When Tj more than 110℃, the difference between Tj and Tc becomes larger with the
increase of Tj, which absolutely increase the stress and strain on the solder layer. Figure 3.19
shows the trend of solder layer strain during the cycle. The maximum strain happens at the
peak of Tj, around 1.8%. And Figure 3.20 shows the trends of solder layer strain and Von Mise
stress with Tj. We can see that both of the strain and stress keep rising when Tj increase. When
Tj more than 170℃, the Von Mise stress is about 65 MPa, around 12.8% more than the value
in the healthy device (57.6 MPa). Meanwhile, the strain is near 2% less than the healthy device.

Figure 3.18 Junction and Case Temperatures under Cyclic Power
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Figure 3.19 Solder Layer Strain under Cyclic Power

Figure 3.20 Trend of Solder Layer and Von Mise Stress with Tj

3.4 Thermal Network Models and Parameters Selection
3.4.1 Thermal Network Models
There are two types of thermal network model used in thermal analysis equivalently:
Foster model[40] and Cauer model[41]. Their structures are shown in Figure 3.21. The Cauer
model corresponds to the actual structure of the package. The Foster model is only a
mathematical fit to the transient thermal resistance curve and does not have any practical
physical meaning. But the Foster thermal network has clear mathematical expressions that are
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more convenient and easier to obtain in terms of numerical calculations.
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Rth2
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(a) Foster Model
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Rth2
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Rthn

Tc

Cthn

(b) Cauer Model

Figure 3.21 Thermal Network Models
When the solder layer with fatigue, the junction-case thermal resistance Zjc changes to
Zjc+ΔZjc. This can lead the junction temperature and the total heat loss to increase, which is the
main reason causing case temperature to rise [41]. According to the output characteristic curve
of the device, when the Id is fixed, the on-resistance is only related to the Tj. The obvious change
of Tj will definitely make an obvious change on Ron. And the change has a positive feedback
effect.

3.4.2 Parameters Selection and Sensitivity Analysis
The power device characteristic parameters mainly include operating parameters
generated by the device itself and external working environment. Accurate selection of input
and output characteristic parameters is a prerequisite for ensuring the validity and
representativeness of the state assessment model.
According to the analysis under different failure modes in Section 3.1 and Section 3.3, it
is known that voids in center or edges and solder layer aging will lead to an increase in junction
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temperature, case temperature, on-resistance and junction-case thermal resistance. From Figure
3.3, Figure 3.8 and Figure 3.12, the case temperature keeps a similar trend with the junction
temperature. It means we can use the Tc to replace the Tj. Because it is very difficult to measure
the Tj. However, the Tc is much easier to get. Based on Figure 3.4, Figure 3.9 and Figure 3.13,
no matter what types of failure modes, Ron and Zjc rise with the rise of fatigue degree. And the
trend of Ron has a similar trend with the Zjc. From Figure 3.22, we can see that the relationship
between Ron and Zjc is linear under different aging modes. So we can use Ron to present the
change of the Zjc.

Voids in Center

Voids in Edges

Solder Layer Fatigue

Figure 3.22 Relationship between Ron and Zjc in Different Aging Modes
Based on the analysis of growth rates of Ron and Zjc in Section 3.1 and Section 3.3, we can
know that the growth rate of Ron is larger than the rate of Zjc during the aging process. So
ΔRon/Ron is more sensitive than ΔZjc/Zjc. The value of ΔRon/Ron is several times larger than the
value of ΔZjc/Zjc. Even though most researches take the ΔZjc/Zjc=20% as the criterion for the
thorough failure. But it is hard to measure the junction-case thermal resistance. It needs to
remove the package or use an infrared camera, which is not desirable in engineering. So it is
advisable to use Ron to describe the aging state instead of Zjc.
According to the datasheet, the on-resistance is related to the junction temperature and the
drain current. From equation (3.3), Ron is only related to the Tj when Id is fixed. Obvious
changes in Tj must cause a significant change in Ron, which is positive feedback. When the
device is put into operation, the heat dissipation capability of the heat sink is basically
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unchanged. So, there is a relationship among Ron, Tj and Id.

Z jc  =

(Tj  Tc ) 
( I d  Ron ) 
2



(Tj  Tc )
I d  ( Ron ( Id、Tj ) )
2

(3.3)

Based on the above analysis, Ron, Tj and Id are selected as the parameters for the healthy
state evaluation of the MOSFET device.
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Chapter 4 State Evaluation Model for MOSFET
The characteristics of a power device depend on multiple parameters at the same time.
With machine learning methods, we can find some weak links by using the data generated
during operation to help diagnose the health state of the device. Literature [27] proposed to use
GA-BP method to diagnose the device. This method needs a large data and resource to training.
In [2], the authors use the temperature gradient and probability density to estimate the health
state. However, this model needs to remove the package case and use an infrared camera to
measure the temperature distribution of the device, which is impossible in applications.
There are three key steps included in state monitoring technology: selecting the
parameters, designing the evaluation system and quantifying the output[42]. According to the
analysis in Chapter 3, once the device begins to age, the performance of all aspects will change
accordingly and show certain fault characteristics. The changes in thermal and mechanical
parameters of the device are the comprehensive reflection. The development of those changes
is a process of gradual degradation. By monitoring the corresponding external parameters, the
aging degree and reliability of the device can be evaluated.
The characteristic parameters and operating condition are used as inputs of the evaluation
model, such as conduction voltage drop and ambient temperature. The parameter that can
reflect the degradation degree of the device is selected as the output. So a multi-input-singleoutput evaluation system can be built. In this paper, the ANFIS (Adaptive Neuro-Fussy
Inference System) [43] is used to establish a state evaluation model for the MOSFET device,
as shown in Figure 4.2.

Parameters
（x1,x2,···,xn)

Input

State Evaluation
Model

Healthy State

Figure 4.1 State Assessment Structure Diagram
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4.1 ANFIS Algorithm and Structure
ANFIS is a kind of artificial neural network which combines neural networks with fuzzy
logic principles. So it has the benefits of learning capability to approximate nonlinear functions
and inference function. During the learning process, each cycle consists of two phases: the
forward propagation of the input signal and the back propagation of the error signal based on
the gradient descent. The structure is shown in Figure 4.2.
Data Forward Propagation
Input

Layer 1

Layer 2

Layer 3

Layer 4

Layer 5

Output

x1 x2
A1
x1

Π

ω1

A1

1

1 f1

A2

B1
x2

y
Π

A2

B2

2 f 2

2
x1 x2

Error Back Propagation

Figure 4.2 The Structure of ANFIS
Take the two-input-single-output network as an example. The key steps of training are as
follows:
Layer1: fuzzification layer. The input variables x1 and x2 are subjected to the fuzzification
operation by the membership function. The fuzzy sets (A1, A2, B1, B2) indicates the degree of
each neuron belonging to a certain fuzzy rule. It is called membership grad.
O1,i  u Ai ( x1 ), i  1, 2

O1,i  uB (i -2) ( x2 ), i  3, 4

[  ( xi  di )/ i2 ]

The Gaussian function u Ai ( x1 )  e
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(4.1)

is used in this paper, which is the most

common membership function in ANFIS. {di、 i } is a set of parameters belonging to
membership function u Ai ( x1 ) .
Layer2: rule reference layer. The input signal is multiplied to calculate the rule firing
strength represented by the nodes in this layer.
O2,i  wi  u Ai ( x1 )uB (i ) ( x2 ), i  1, 2

(4.2)

Layer3: normalized layer. Nodes in this layer are used to calculate the normalized firing
strength under some given rules.

O3,i  wi  wi  wi , i  1, 2

(4.3)

i

Layer4: rule layer. It is obtained by multiplying the last layer. The initial variables (x1、
x2) are used to calculate the adaptive value with weight.
O4,i  wi fi  wi ( pi x1  qi x2  ri ), i  1, 2

(4.4)

Layer5: output layer. The last layer of ANFIS adds up all the output values of the upper
nodes. This layer has only one output node.

 





O5,i   wi fi   wi fi  wi , i  1, 2
i

i

i

(4.5)

This algorithm combines the learning algorithm of the neural network and the simple form
of fuzzy reasoning. It clarifies the physical meaning of the nodes and weight in the neural
network and avoids the feature of ‘black box’. Therefore, this system not only has the learning
mechanism and adaptive ability of the neural network, but also has the logical reasoning ability
of the traditional fuzzy system[44]. It is widely used in the pattern recognition and classification
training system.

4.2 Evaluation Model Based on ANFIS
4.2.1 Data for Machine Learning
It is impossible to obtain the properties of the MOSFET under different working
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conditions. For machine learning method, we need to use a large number of data to train the
model. According to Chapter 2, we have established an accurate FE model. So we can obtain
data by simulation.
When a power device is put into operation, the heat dissipation capability of the heat sink
keeps basically unchanged. According to [45], the convective heat transfer coefficient for the
bottom surface is set as hca=8000W/(m2·K). In steady state, we think the case temperature is as
the same as the ambient temperature. So we can change the ambient temperature to change the
case temperature. Based on the analysis in Section 3.1 and Section 3.3, we need to obtain the
Ron, Tc and Id under various conditions. For this reason, we set different sets of Ron, Tc and Id in
simulation.
In order to obtain the data with a different aging degree, 5 sets of simulation with different
solder layer area are preset. Because of the criterion for solder layer failure, the range of
ΔZjc/Zjc is set as 0~20%. Taking the interval as 5°С, the ambient temperature range is set as
from -30°С to 80°С for each model. The on-current is set from 5A to 50A with the same interval.
By using the parameters scanning study in COMSOL, we obtained 2500 sets of data after
removing some wrong data.

4.2.2 Rules for Classification Intervals
Statistical studies on a large number of device failure data show that the failure rate curve
is similar to the bathtub curve [46]. The curve consists of three stages, as shown in Figure 4.6.
The first period, called early failure rate (EFR), is related to the initial defect caused by
manufacturing. The second stage is called the intrinsic failure rate (IFR) period. In this period,
the failure rate relates to intermittent overloads. The last period has a high failure rate, called
the wear-out period. After the long-term operation, the performance of the device degrades due
to the accumulation of the fatigue. In this period, the failure rate shows an exponential trend.
The main task of condition monitoring is to measure the change process of electrical and
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thermal parameters during the wear out period to judge the health of the device.
IFR

Wear-out

Failure Rate

EFR

Failure

t

Figure 4.3 Failure Rate Curve
According to the division method in [9], the health state is divided into five levels. Due to
the failure rate curve, the intervals do not have the same size. When ΔZjc/Zjc reaches 20%, the
corresponding growth rate of on-resistance (ΔRon/Ron)F is regarded as the criterion for failure.
So the intervals are 0.15(ΔRon/Ron)F, 0.35(ΔRon/Ron)F, 0.55(ΔRon/Ron)F, 0.75(ΔRon/Ron)F and
(ΔRon/Ron)F respectively. We take those as the indication for each state of the device, as shown
in Table 4.1. And the aging rate is defined as the percentage of ΔRon/Ron and (ΔRon/Ron)F, as
follow:

f=

Ron Ron
(Ron Ron )F

(4.6)

Table 4.1 Classification Intervals for Healthy State
Level

Healthy State

Aging Degree

Intervals

Ⅰ

Healthy

0 ≤ f ≤ 0.15

0 ≤ g ≤ 0.15(ΔRon/Ron)F

Ⅱ

Light Aging

0.15 < f ≤ 0.35

0.15(ΔRon/Ron)F < g ≤ 0.35(ΔRon/Ron)F

Ⅲ

Moderate Aging

0.35 < f ≤ 0.55

0.35(ΔRon/Ron)F < g ≤ 0.55(ΔRon/Ron)F

Ⅳ

Severe Aging

0.55 < f ≤ 0.75

0.55(ΔRon/Ron)F < g ≤ 0.75(ΔRon/Ron)F

Ⅴ

Failure

0.75 < f ≤ 1

0.75(ΔRon/Ron)F < g ≤ (ΔRon/Ron)F

According to the criteria in Table 4.1, the aging degree is divided for all the sample data,
as shown in Table 4.2.
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Table 4.2 Healthy Condition of Characteristic Parameters
Rank

Id (A)

Tc (°С)

Ron (mΩ)

ΔZjc/Zjc

ΔRon/Ron

f

Level

1

5

-30.0

38.22

0

0

0

Ⅰ

2

5

-30.0

39.62

2.27%

1.13%

0.031

Ⅰ

3

5

-30.0

42.38

4.85%

6.29%

0.209

Ⅱ

4

5

25.0

80.03

3.39%

6.74%

0.046

Ⅰ

5

5

25.0

105.19

17.43%

22.71%

0.703

Ⅳ

6

5

25.0

128.32

20.32%

31.28%

1

Ⅴ

⁞

⁞

⁞

⁞

⁞

⁞

⁞

⁞

2500

50

80

231.09

20.11%

132.37%

1

Ⅴ

The characteristic parameters obtained by the simulation are used as the raw data of the
evaluation model. The 2000 sets of data in Table 4.2 were randomly selected for training. And
170 sets of data were randomly selected as the test samples.

4.2.3 Structure of the Model
When using ANFIS algorithm to evaluate the state of MOSFET devices, there are two
main steps. First, some data after filtering are used to train the network and establish an
effective fuzzy system model. The relationship between the input and output is simulated.
Second, the trained network is used to predict the result of the test data. Then the accuracy
and validity of the model are evaluated.

Database

Start

Data Sets

Preprocessing

Accurancy unsatisfy

Screening
&
Processing

Normalization

Test Data Sets

Model
Training
(ANFIS)

Normalization

Compare

Knowledge
Base

Trained Model

Antinormalization

Satisfy

Training

Test

Figure 4.4 Flow Chart of the Evaluation Model
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End

According to the previous analysis, we select the case temperature Tc, on-current Id and
on-resistance Ron as the input parameters. And the aging degree f is selected as the output. So,
there are 3 input nodes and 1 output node. The specific process is shown in Figure 4.4.

4.3 Results Analysis and Comparison
4.3.1 Results Analysis
In the training process, this paper uses the Gaussian function as the membership function
and set the training trial is 500. And 170 sets of data selected randomly were test sets and were
used to test the accuracy and validity of the model. It can be seen from Figure 4.5 that the root
mean square error (RMSE) decreases rapidly during the first 100 training sessions. And then it
gradually approaches the convergence at a small rate. After 500 sessions, the training error is
0.0118. Figure 4.6 shows the distribution of the absolute error between the actual aging degree
and the predicted aging degree of the test samples. It can be seen that the maximum error is
less than 0.08, which is an acceptable value. At the same time, most of the errors are less than
0.02. So we can think the trained model has high accuracy and can effectively predict the aging
state of the device.

Figure 4.5 RMSE during Training

Figure 4.6 Error between Predicted and
Tested Data

Figure 4.7 shows the results of aging state obtained by ANFIS. It can be seen that the
aging degree given by the evaluation model is basically consistent with the actual situation. All
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the predicted output are close to the actual state with a reasonable error range. Figure 4.8 is
confusion matrixes of the output. It shows the differences between the true classes and
predicted classes. From that, we notice that there are only 7 errors among 170 sets of test data.
Besides that, the accuracy for each level is high enough. And there is no error more than two
levels. The lowest accuracy for all classes is 88.89%. The accuracy of the evaluation model is
96%, which is acceptable for evaluation models and engineering applications. In summary, the
healthy state of the MOSFET can be evaluated by the model proposed in this paper.

Figure 4.7 Results of Aging Degree

Figure 4.8 Confusion Matrix of the Model Output

4.3.2 Comparison of Common Classification Algorithms in Matlab
In Matlab, there are lots of artificial intelligence algorithms have been contained in its
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toolbox. Using the classifier application in Matlab, all classification algorithms are compared.
The results are shown as follows. They are decision tree, quadratic discriminant, cubic knearest neighbors (KNN), bagged tree, support vector machine (SVM) and quadratic SVM,
respectively.

(a) Decision Tree

(b) Quadratic

(c) Discriminant

(d) Cubic KNN

(e) SVM

(f) Quadratic SVM

Figure 4.9 Confusion Matrixes of Common Classification Algorithms
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Figure 4.9 (a) shows the result of the decision tree. We can see it has a bad accuracy,
especially for the recognition from level Ⅱ to level Ⅳ. From (b) and (c), we can notice that
they have a pretty high accuracy of discrimination for level Ⅰ and level Ⅴ. But they can hardly
distinguish level Ⅱ and level Ⅳ. Even though they can tell level Ⅲ, the accuracy is only around
26%. For (d) and (e), they show better performance than the formers. However, they also show
low accuracy of discrimination for level Ⅱ and level Ⅳ. The last one, quadratic SVM, has the
highest accuracy among the six algorithms. The accuracy of quadratic SVM in this model is
about 94.1%. Nevertheless, it is worse than ANFIS. All the accuracy of them is listed in Table
4.3.
Table 4.3 Results of the Common Classification Algorithms
Accuracy

Ⅰ

Ⅱ

Ⅲ

Ⅳ

Ⅴ

Total

Decision Tree

74%

13%

26%

6%

84%

58.6%

Quadratic
Discriminant

91%

NaN1

28%

3%

97%

67.1%

Cubic KNN

99%

NaN

17%

NaN

99%

68.9%

Bagged Tree

92%

32%

49%

24%

97%

75.2

SVM

99%

36%

83%

57%

99%

87.1%

Quadratic SVM

97%

80%

95%

84%

99%

94.1%

ANFIS

98%

89%

94%

89%

99%

96.0 %

Algorithms

1

NaN: No value in here.
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Chapter 5 Conclusion
MOSFET as the core component in a huge of power devices, researches on its
performance, the aging process and state evaluation are extremely significative for
maintenance and improving reliability. Works in this paper focus on the failure mechanism in
the solder layer. Because of the low melting point of the solder layer, its reliability and failure
process is pretty important.
In this thesis, we built the multiphysics coupling model in COMSOL software. The
temperature dependence and viscoplasticity are considered for accurate simulation, which is
closer to the actual operation condition of the MOSFET. The effects of voids in different
location of the solder layer are studied in detail. And the solder layer fatigue, relationship
between on-resistance and thermal resistance are analyzed. With the increase of voids area and
fatigue degree of solder layer, the junction temperature, case temperature, stress and strain have
an obvious rise. Meanwhile, the on-resistance and thermal resistance increased. And the growth
rate of on-resistance is distinctly larger than that of thermal resistance. Because they have the
same trend, the thermal resistance can be replaced by on-resistance as the criterion for the
failure of MOSFET.
Based on those results, a state evaluation model using ANFIS was established. By
validation and comparison with some common classification algorithms, the model was
considered to have high accuracy and can be used to evaluate the healthy state of the MOSFET.

5.1 Suggestion for Future Work
We only consider the relation between thermal resistance and on-resistance. For the
working environment, only the ambient temperature was introduced to the FE model. Humidity
and vibration are very important in some case, which may cause a big error. The strain rate and
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creep rate have a large influence on the deformation, which will bring some change from
mechanical field to thermal field and current field. The differences among materials are not
studied in this thesis.
For machine learning method, a large amount of data are needed. More characteristic
parameters, like power fluctuation, switching frequency and history data, can be considered.
Big data method can be introduced to the research to find more links between parameters to
improve the accuracy and expand the scope of application.
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